mirror of https://github.com/zachjs/sv2v.git
10 lines
133 B
Systemverilog
10 lines
133 B
Systemverilog
|
package P;
|
||
|
|
typedef logic T;
|
||
|
|
endpackage
|
||
|
|
|
||
|
|
module top;
|
||
|
|
P::T P_T;
|
||
|
|
assign P_T = 0;
|
||
|
|
initial $display("%b", P_T);
|
||
|
|
endmodule
|