mirror of https://github.com/zachjs/sv2v.git
10 lines
172 B
Systemverilog
10 lines
172 B
Systemverilog
|
module top;
|
||
|
|
parameter WIDTH = 5;
|
||
|
|
logic [WIDTH-1:0] x, y;
|
||
|
|
if (WIDTH > 0)
|
||
|
|
initial
|
||
|
|
x = WIDTH'(0);
|
||
|
|
initial
|
||
|
|
y = WIDTH'(0);
|
||
|
|
endmodule
|