mirror of https://github.com/zachjs/sv2v.git
7 lines
87 B
Systemverilog
7 lines
87 B
Systemverilog
|
module top;
|
||
|
|
if (1 == 0)
|
||
|
|
wire foo;
|
||
|
|
else
|
||
|
|
$info("foo");
|
||
|
|
endmodule
|