mirror of https://github.com/zachjs/sv2v.git
4 lines
35 B
Systemverilog
4 lines
35 B
Systemverilog
|
module one;
|
||
|
|
logic x;
|
||
|
|
endmodule
|