mirror of https://github.com/zachjs/sv2v.git
7 lines
119 B
Verilog
7 lines
119 B
Verilog
|
module sv2v_dumper;
|
||
|
|
initial begin
|
||
|
|
$dumpfile(`TEST_VCD);
|
||
|
|
$dumpvars(1, `TEST_TOP);
|
||
|
|
end
|
||
|
|
endmodule
|