mirror of https://github.com/zachjs/sv2v.git
8 lines
120 B
Verilog
8 lines
120 B
Verilog
|
module top;
|
||
|
|
initial begin
|
||
|
|
$display(1, 2);
|
||
|
|
$display(3, 4);
|
||
|
|
$display(5, 5);
|
||
|
|
end
|
||
|
|
endmodule
|