mirror of https://github.com/zachjs/sv2v.git
13 lines
151 B
Systemverilog
13 lines
151 B
Systemverilog
|
interface Interface;
|
||
|
|
logic x;
|
||
|
|
endinterface
|
||
|
|
|
||
|
|
module Module(i);
|
||
|
|
Interface i;
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module top;
|
||
|
|
Interface i();
|
||
|
|
Module m();
|
||
|
|
endmodule
|