mirror of https://github.com/zachjs/sv2v.git
6 lines
97 B
Verilog
6 lines
97 B
Verilog
|
module Example(a, b);
|
||
|
|
input wire [1:0] a;
|
||
|
|
output wire b;
|
||
|
|
assign b = !(&a);
|
||
|
|
endmodule
|