sv2v/test/lex/macro_iv.v

3 lines
52 B
Verilog
Raw Normal View History

2019-04-03 06:16:30 +02:00
// use iverilog as reference
`include "macro_iv.sv"