sv2v/test/lex/macro_boundary.v

2 lines
29 B
Verilog
Raw Normal View History

`include "macro_boundary.sv"