mirror of https://github.com/zachjs/sv2v.git
6 lines
99 B
Systemverilog
6 lines
99 B
Systemverilog
|
module Example(a, b);
|
||
|
|
input logic [1:0] a;
|
||
|
|
output logic b;
|
||
|
|
assign b = !(&a);
|
||
|
|
endmodule
|