mirror of https://github.com/zachjs/sv2v.git
5 lines
68 B
Verilog
5 lines
68 B
Verilog
|
module top;
|
||
|
|
mod #("FOO") m1();
|
||
|
|
mod #("BAR") m2();
|
||
|
|
endmodule
|