mirror of https://github.com/zachjs/sv2v.git
6 lines
74 B
Verilog
6 lines
74 B
Verilog
|
module top;
|
||
|
|
wire x, y;
|
||
|
|
assign y = 1;
|
||
|
|
assign x = ~y;
|
||
|
|
endmodule
|