mirror of https://github.com/zachjs/sv2v.git
6 lines
74 B
Verilog
6 lines
74 B
Verilog
|
|
||
|
|
module top;
|
||
|
|
localparam P = 32'd1;
|
||
|
|
initial $display(P);
|
||
|
|
endmodule
|