mirror of https://github.com/zachjs/sv2v.git
6 lines
80 B
Verilog
6 lines
80 B
Verilog
|
module top;
|
||
|
|
reg [5:0] a;
|
||
|
|
wire [5:0] b;
|
||
|
|
always @(*) a = b;
|
||
|
|
endmodule
|