mirror of https://github.com/zachjs/sv2v.git
4 lines
81 B
Verilog
4 lines
81 B
Verilog
|
module top;
|
||
|
|
initial $display("%b", { 8'd1, 16'd2, 32'd3, 8'd4 } );
|
||
|
|
endmodule
|