sv2v/test/error/enum_range_neg.sv

7 lines
119 B
Systemverilog
Raw Normal View History

2021-12-10 21:16:34 +01:00
// pattern: expected a non-negative number, but found 1'sd1
module top;
enum {
A[1'sd1]
} x;
endmodule