Files
sv2v/test/basic/empty_task.sv
T

10 lines
130 B
Systemverilog
Raw Normal View History

2020-12-11 12:41:59 -07:00
module top;
task t;
input x;
begin : y
reg z;
end
endtask
initial t(0);
endmodule