mirror of https://github.com/zachjs/sv2v.git
10 lines
189 B
Haskell
10 lines
189 B
Haskell
|
-- | A parser for Verilog.
|
||
|
|
module Language.Verilog
|
||
|
|
( module Language.Verilog.AST
|
||
|
|
, module Language.Verilog.Parser
|
||
|
|
) where
|
||
|
|
|
||
|
|
import Language.Verilog.AST
|
||
|
|
import Language.Verilog.Parser
|
||
|
|
|