mirror of https://github.com/zachjs/sv2v.git
10 lines
131 B
Systemverilog
10 lines
131 B
Systemverilog
|
interface Interface(a, b);
|
||
|
|
input a;
|
||
|
|
logic b;
|
||
|
|
endinterface
|
||
|
|
|
||
|
|
module top;
|
||
|
|
logic a, b;
|
||
|
|
Interface intf(a, b);
|
||
|
|
endmodule
|