mirror of https://github.com/zachjs/sv2v.git
6 lines
98 B
Verilog
6 lines
98 B
Verilog
|
module top;
|
||
|
|
wire [5:0] arr;
|
||
|
|
assign arr[0] = 1;
|
||
|
|
initial $display("%b", arr);
|
||
|
|
endmodule
|