mirror of https://github.com/zachjs/sv2v.git
6 lines
61 B
Systemverilog
6 lines
61 B
Systemverilog
|
module top;
|
||
|
|
typedef logic T;
|
||
|
|
T x;
|
||
|
|
assign x = 1;
|
||
|
|
endmodule
|