sv2v/test/write/two.sv

10 lines
114 B
Systemverilog
Raw Normal View History

package P;
typedef logic T;
endpackage
module three;
P::T x;
endmodule
2021-01-29 00:34:55 +01:00
module two;
logic x;
endmodule