sv2v/test/lib/tb_dumper.v

7 lines
113 B
Verilog
Raw Normal View History

2019-03-27 02:32:02 +01:00
module sv2v_dumper;
initial begin
$dumpfile(`TEST_VCD);
2023-06-24 21:47:22 +02:00
$dumpvars(1, top);
2019-03-27 02:32:02 +01:00
end
endmodule