luke
/
sv2v
mirror of https://github.com/zachjs/sv2v.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
sv2v/test/core/dangling_else.v

3 lines
40 B
Verilog
Raw Normal View History

avoid dangling procedural else * Remove unneeded begin/end when the loop is a do/while * Dangling else check passes through statement attributes (bug fix) * Dangling else check passes through most control flow structures to reduce unneeded begin/end * Add test case and update changelog --------- Co-authored-by: qcorradi <q.corradi22@imperial.ac.uk> Co-authored-by: Zachary Snow <zach@zachjs.com>
2023-06-06 06:08:56 +02:00
`define REF
`include "dangling_else.sv"