mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-06 17:40:13 +02:00
3 lines
22 B
Verilog
3 lines
22 B
Verilog
|
module top;
|
||
|
|
endmodule
|