mirror of https://github.com/zachjs/sv2v.git
7 lines
90 B
Systemverilog
7 lines
90 B
Systemverilog
|
module Example(
|
||
|
|
input reg inp,
|
||
|
|
output reg out
|
||
|
|
);
|
||
|
|
assign out = ~inp;
|
||
|
|
endmodule
|