sv2v/test/core/always_prefix.v

3 lines
77 B
Verilog
Raw Normal View History

2023-12-26 17:21:19 +01:00
`define ALWAYS(trigger) always @(trigger, start)
`include "always_prefix.vh"