Files

8 lines
133 B
Systemverilog
Raw Permalink Normal View History

2023-04-21 08:29:27 -04:00
module mod(output logic out);
assign out = 1;
endmodule
module top;
logic x;
mod m((* foo *)(* bar *).out(x));
endmodule