mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-02 19:48:30 +02:00
4 lines
51 B
Verilog
4 lines
51 B
Verilog
|
module top;
|
||
|
|
initial $display("foo");
|
||
|
|
endmodule
|