Files

6 lines
129 B
Systemverilog
Raw Permalink Normal View History

// pattern: cannot convert expression to LHS
2020-12-03 19:02:33 -07:00
module top;
logic x, y, z;
assign {<< {x, '{y:y, z:z}}} = 3'b101;
endmodule