Files
sv2v/test/error/decl_signed_implicit.sv

5 lines
128 B
Systemverilog
Raw Permalink Normal View History

2021-07-06 12:12:59 -04:00
// pattern: decl_signed_implicit\.sv:3:5: Parse error: declaration missing type information
module top;
signed x;
endmodule