Files

5 lines
115 B
Systemverilog
Raw Permalink Normal View History

2021-07-09 15:41:17 -04:00
// pattern: decl_const_wire\.sv:3:5: Parse error: wire cannot be const
module top;
const wire x = 1;
endmodule