Files

5 lines
46 B
Systemverilog
Raw Permalink Normal View History

2020-07-22 21:35:25 -06:00
module top;
logic y;
y = 1;
endmodule