Files

4 lines
54 B
Verilog
Raw Permalink Normal View History

2019-09-11 21:44:57 -04:00
module top;
initial $display("Hello!");
endmodule