mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
6 lines
70 B
Verilog
6 lines
70 B
Verilog
|
module top;
|
||
|
|
wire a;
|
||
|
|
wire [1:0] b;
|
||
|
|
wire [2:0] c;
|
||
|
|
endmodule
|