Files

7 lines
108 B
Verilog
Raw Permalink Normal View History

2021-07-10 21:39:22 -04:00
module top;
mod m1();
mod #("foo") m2();
mod #("bar") m3();
mod #("foobar") m4();
endmodule