mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
6 lines
96 B
Verilog
6 lines
96 B
Verilog
|
module top;
|
||
|
|
localparam P_X = 10;
|
||
|
|
localparam Y = P_X;
|
||
|
|
initial $display(Y);
|
||
|
|
endmodule
|