mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-31 09:44:27 +02:00
5 lines
68 B
Verilog
5 lines
68 B
Verilog
|
module top;
|
||
|
|
wire [31:0] x;
|
||
|
|
assign x[7:0] = 1'sb1;
|
||
|
|
endmodule
|