mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
4 lines
64 B
Verilog
4 lines
64 B
Verilog
|
module top;
|
||
|
|
initial $display("Module1 P=%0d", 5);
|
||
|
|
endmodule
|