mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
7 lines
92 B
Verilog
7 lines
92 B
Verilog
|
module Example(
|
||
|
|
input wire inp,
|
||
|
|
output wire out
|
||
|
|
);
|
||
|
|
assign out = ~inp;
|
||
|
|
endmodule
|