mirror of
https://github.com/zachjs/sv2v.git
synced 2026-09-03 08:33:46 +02:00
5 lines
58 B
Verilog
5 lines
58 B
Verilog
|
module top;
|
||
|
|
ExampleA a();
|
||
|
|
ExampleB b();
|
||
|
|
endmodule
|