Files

3 lines
22 B
Verilog
Raw Permalink Normal View History

2019-08-07 21:58:20 -04:00
module top;
endmodule