Files

2 lines
22 B
Verilog
Raw Permalink Normal View History

2022-12-24 01:12:50 -07:00
module top; endmodule