prjxray/minitests/litex/min/arty/src.yosys/synth.ys

4 lines
98 B
Plaintext

read_verilog ../verilog/top.v
read_verilog ../verilog/VexRiscv_Lite.v
synth_xilinx -edif top.edif