mirror of https://github.com/openXC7/prjxray.git
119 lines
3.2 KiB
Python
119 lines
3.2 KiB
Python
import json
|
|
import csv
|
|
import argparse
|
|
import sys
|
|
import fasm
|
|
from prjxray.db import Database
|
|
from prjxray.roi import Roi
|
|
from prjxray.util import get_db_root
|
|
|
|
|
|
def set_port_wires(ports, name, pin, wires_outside_roi):
|
|
for port in ports:
|
|
if name == port['name']:
|
|
port['wires_outside_roi'] = wires_outside_roi
|
|
assert port['pin'] == pin
|
|
return
|
|
|
|
assert False, name
|
|
|
|
|
|
def main():
|
|
parser = argparse.ArgumentParser(
|
|
description=
|
|
"Creates design.json from output of ROI generation tcl script.")
|
|
parser.add_argument('--design_txt', required=True)
|
|
parser.add_argument('--design_info_txt', required=True)
|
|
parser.add_argument('--pad_wires', required=True)
|
|
parser.add_argument('--design_fasm', required=True)
|
|
|
|
args = parser.parse_args()
|
|
|
|
j = {}
|
|
j['ports'] = []
|
|
j['info'] = {}
|
|
with open(args.design_txt) as f:
|
|
for d in csv.DictReader(f, delimiter=' '):
|
|
j['ports'].append(d)
|
|
|
|
with open(args.design_info_txt) as f:
|
|
for l in f:
|
|
name, value = l.strip().split(' = ')
|
|
|
|
j['info'][name] = int(value)
|
|
|
|
db = Database(get_db_root())
|
|
grid = db.grid()
|
|
|
|
roi = Roi(
|
|
db=db,
|
|
x1=j['info']['GRID_X_MIN'],
|
|
y1=j['info']['GRID_Y_MIN'],
|
|
x2=j['info']['GRID_X_MAX'],
|
|
y2=j['info']['GRID_Y_MAX'],
|
|
)
|
|
|
|
|
|
with open(args.pad_wires) as f:
|
|
for l in f:
|
|
parts = l.strip().split(' ')
|
|
name = parts[0]
|
|
pin = parts[1]
|
|
wires = parts[2:]
|
|
|
|
wires_outside_roi = []
|
|
|
|
for wire in wires:
|
|
tile = wire.split('/')[0]
|
|
|
|
loc = grid.loc_of_tilename(tile)
|
|
|
|
if not roi.tile_in_roi(loc):
|
|
wires_outside_roi.append(wire)
|
|
|
|
set_port_wires(j['ports'], name, pin, wires_outside_roi)
|
|
|
|
frames_in_use = set()
|
|
for tile in roi.gen_tiles():
|
|
gridinfo = grid.gridinfo_at_tilename(tile)
|
|
|
|
for bit in gridinfo.bits.values():
|
|
frames_in_use.add(bit.base_address)
|
|
|
|
required_features = []
|
|
for fasm_line in fasm.parse_fasm_filename(args.design_fasm):
|
|
if fasm_line.annotations:
|
|
for annotation in fasm_line.annotations:
|
|
if annotation.name != 'unknown_segment':
|
|
continue
|
|
|
|
unknown_base_address = int(annotation.value, 0)
|
|
|
|
assert unknown_base_address not in frames_in_use, "Found unknown bit in base address 0x{:08x}".format(unknown_base_address)
|
|
|
|
if not fasm_line.set_feature:
|
|
continue
|
|
|
|
tile = fasm_line.set_feature.feature.split('.')[0]
|
|
|
|
loc = grid.loc_of_tilename(tile)
|
|
gridinfo = grid.gridinfo_at_tilename(tile)
|
|
|
|
base_address_in_roi = False
|
|
for bit in gridinfo.bits.values():
|
|
if bit.base_address in frames_in_use:
|
|
base_address_in_roi = True
|
|
|
|
not_in_roi = not roi.tile_in_roi(loc)
|
|
|
|
if not_in_roi and base_address_in_roi:
|
|
required_features.append(fasm_line)
|
|
|
|
j['required_features'] = fasm.fasm_tuple_to_string(required_features, canonical=True)
|
|
|
|
json.dump(j, sys.stdout, indent=2, sort_keys=True)
|
|
|
|
|
|
if __name__ == '__main__':
|
|
main()
|