mirror of https://github.com/openXC7/prjxray.git
40 lines
653 B
Verilog
40 lines
653 B
Verilog
module top(input clk, stb, di, output do);
|
|
localparam integer DIN_N = 256;
|
|
localparam integer DOUT_N = 256;
|
|
|
|
reg [DIN_N-1:0] din;
|
|
wire [DOUT_N-1:0] dout;
|
|
|
|
reg [DIN_N-1:0] din_shr;
|
|
reg [DOUT_N-1:0] dout_shr;
|
|
|
|
always @(posedge clk) begin
|
|
din_shr <= {din_shr, di};
|
|
dout_shr <= {dout_shr, din_shr[DIN_N-1]};
|
|
if (stb) begin
|
|
din <= din_shr;
|
|
dout_shr <= dout;
|
|
end
|
|
end
|
|
|
|
assign do = dout_shr[DOUT_N-1];
|
|
|
|
roi
|
|
roi (
|
|
.clk(clk),
|
|
.din(din),
|
|
.dout(dout)
|
|
);
|
|
endmodule
|
|
|
|
module roi(input clk, input [255:0] din, output [255:0] dout);
|
|
assign dout = din;
|
|
endmodule
|
|
|
|
/*
|
|
module top (input i, output o);
|
|
assign o = i;
|
|
endmodule
|
|
*/
|
|
|