luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
prjxray/minitests/iserdes.sdr_ddr
History
Jake Mercer c05b4b0406 MAKE - Format Trailing Whitespace 
Add `make format-trailing-ws`.  This recipe finds all _files_ (not
links) known to Git and uses `sed` to remove trailing whitespace.

Signed-off-by: Jake Mercer <jake.mercer@civica.co.uk>
 		2019-10-26 10:04:52 +01:00
..
sim Formatting 2019-09-12 14:35:37 +02:00
src MAKE - Format Trailing Whitespace 2019-10-26 10:04:52 +01:00
tcl Removed the need for physical pin loopback. The design now transmitts and receives using the same pins. 2019-09-12 15:08:05 +02:00
Makefile Removed the need for physical pin loopback. The design now transmitts and receives using the same pins. 2019-09-12 15:08:05 +02:00
README.md Removed the need for physical pin loopback. The design now transmitts and receives using the same pins. 2019-09-12 15:08:05 +02:00
basys3.xdc Removed the need for physical pin loopback. The design now transmitts and receives using the same pins. 2019-09-12 15:08:05 +02:00
basys3_iserdes_sdr_ddr.v MAKE - Format Trailing Whitespace 2019-10-26 10:04:52 +01:00

README.md

ISERDES minitest for SDR and DDR

Description

This test allows to verify that ISEDRES is working on hardware. Tested modes are:

  • NETWORKING / SDR
  • NETWORKING / DDR

No chaining of two ISERDES bels.

The design serializes data using logic for all tested ISERDES modes. The data is presented onto selected pins. The same pins are used to receive the data which is then fed to ISERDES cells. No physical loopback is required. The clock is routed internally.

The received data is compared against transmitted internally. Errors are indicated using LEDs. The comparator module automatically invokes the bitslip feature of ISERDES (by brutaly testing all possible combinations).

LEDs indicate whether data is being received corectly. When a LED is lit then there is correct reception:

  • LED0 - SDR, WIDTH=2
  • LED1 - SDR, WIDTH=3
  • LED2 - SDR, WIDTH=4
  • LED3 - SDR, WIDTH=5
  • LED4 - SDR, WIDTH=6
  • LED5 - SDR, WIDTH=7
  • LED6 - SDR, WIDTH=8
  • LED7 - DDR, WIDTH=4
  • LED8 - DDR, WIDTH=5
  • LED9 - DDR, WIDTH=6
  • LED10 - Blinking

The switch SW0 is used as reset.

Building

To build the project run the following command and the bit file will be generated.

make basys3_iserdes_sdr_ddr.bit