mirror of https://github.com/openXC7/prjxray.git
94 lines
3.2 KiB
Tcl
94 lines
3.2 KiB
Tcl
# Copyright (C) 2017-2020 The Project X-Ray Authors
|
|
#
|
|
# Use of this source code is governed by a ISC-style
|
|
# license that can be found in the LICENSE file or at
|
|
# https://opensource.org/licenses/ISC
|
|
#
|
|
# SPDX-License-Identifier: ISC
|
|
create_project -force -part $::env(XRAY_PART) design design
|
|
|
|
read_verilog ../top.v
|
|
synth_design -top top
|
|
|
|
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_00) IOSTANDARD LVCMOS33" [get_ports i]
|
|
set_property -dict "PACKAGE_PIN $::env(XRAY_PIN_01) IOSTANDARD LVCMOS33" [get_ports o]
|
|
|
|
create_pblock roi
|
|
resize_pblock [get_pblocks roi] -add "$::env(XRAY_ROI)"
|
|
|
|
set_property CFGBVS VCCO [current_design]
|
|
set_property CONFIG_VOLTAGE 3.3 [current_design]
|
|
set_property BITSTREAM.GENERAL.PERFRAMECRC YES [current_design]
|
|
|
|
place_design
|
|
route_design
|
|
|
|
# write_checkpoint -force design.dcp
|
|
|
|
source ../../../utils/utils.tcl
|
|
|
|
set fp [open "../todo.txt" r]
|
|
set todo_lines {}
|
|
for {gets $fp line} {$line != ""} {gets $fp line} {
|
|
lappend todo_lines [split $line .]
|
|
}
|
|
close $fp
|
|
|
|
set int_l_tiles [randsample_list [llength $todo_lines] [filter [pblock_tiles roi] {TYPE == INT_L}]]
|
|
set int_r_tiles [randsample_list [llength $todo_lines] [filter [pblock_tiles roi] {TYPE == INT_R}]]
|
|
|
|
for {set idx 0} {$idx < [llength $todo_lines]} {incr idx} {
|
|
set line [lindex $todo_lines $idx]
|
|
puts "== $idx: $line"
|
|
|
|
set tile_type [lindex $line 0]
|
|
set dst_wire [lindex $line 1]
|
|
set src_wire [lindex $line 2]
|
|
|
|
if {$tile_type == "INT_L"} {set tile [lindex $int_l_tiles $idx]; set other_tile [lindex $int_r_tiles $idx]}
|
|
if {$tile_type == "INT_R"} {set tile [lindex $int_r_tiles $idx]; set other_tile [lindex $int_l_tiles $idx]}
|
|
|
|
set recv_site [get_sites -of_objects [get_site_pins -of_objects [get_nodes -downhill \
|
|
-of_objects [get_nodes -of_objects [get_wires $other_tile/CLK*0]]]]]
|
|
|
|
set mynet [create_net mynet_$idx]
|
|
set mylut [create_cell -reference LUT1 mylut_$idx]
|
|
set_property -dict "LOC $recv_site BEL A6LUT" $mylut
|
|
|
|
if {$src_wire == "VCC_WIRE"} {
|
|
set mytie [create_cell -reference VCC mytie_$idx]
|
|
connect_net -net $mynet -objects "$mytie/P $mylut/I0"
|
|
}
|
|
|
|
if {$src_wire == "GND_WIRE"} {
|
|
set mytie [create_cell -reference GND mytie_$idx]
|
|
connect_net -net $mynet -objects "$mytie/G $mylut/I0"
|
|
}
|
|
|
|
route_via $mynet "$tile/$src_wire $tile/$dst_wire"
|
|
}
|
|
|
|
proc write_txtdata {filename} {
|
|
puts "Writing $filename."
|
|
set fp [open $filename w]
|
|
set all_pips [lsort -unique [get_pips -of_objects [get_nets -hierarchical]]]
|
|
if {$all_pips != {}} {
|
|
puts "Dumping pips."
|
|
foreach tile [get_tiles [regsub -all {CLBL[LM]} [get_tiles -of_objects [get_sites -of_objects [get_pblocks roi]]] INT]] {
|
|
foreach pip [filter $all_pips "TILE == $tile"] {
|
|
set src_wire [get_wires -uphill -of_objects $pip]
|
|
set dst_wire [get_wires -downhill -of_objects $pip]
|
|
set num_pips [llength [get_nodes -uphill -of_objects [get_nodes -of_objects $dst_wire]]]
|
|
set dir_prop [get_property IS_DIRECTIONAL $pip]
|
|
puts $fp "$tile $pip $src_wire $dst_wire $num_pips $dir_prop"
|
|
}
|
|
}
|
|
}
|
|
close $fp
|
|
}
|
|
|
|
route_design
|
|
write_checkpoint -force design.dcp
|
|
write_bitstream -force design.bit
|
|
write_txtdata design.txt
|