mirror of https://github.com/openXC7/prjxray.git
3119e42d25
- settings/virtex7.sh: move XRAY_ROI and XRAY_ROI_GRID off the device bottom edge (SLICE_X0Y50:X11Y99; grid 5-20/261-312). Edge tiles at Y0 can't exercise features like BRAM36 ECC/cascade, and the bottom-edge BRAM is unsolvable. - prjxray/segmaker.py: when a tile has no bitstream info (dummy tile, or an edge tile dropped from the tilegrid such as BRAM_L_X114Y0 on xc7vx485t), account for any tags on it and skip with a warning instead of asserting. Fixes the BRAM config/FIFO fuzzers (027, 029, ...) for virtex7; no-op for normal dummy tiles. Also print the unsolved tags before the all-tags-used assertion. - fuzzers/Makefile: skip 018-clb-ram for virtex7 (Vivado 2020.1 packs SRL/RAM into different BEL slots than the fuzzer pins). Co-Authored-By: Claude Opus 4.7 <noreply@anthropic.com> |
||
|---|---|---|
| .. | ||
| __init__.py | ||
| bitfilter.py | ||
| bitsmaker.py | ||
| bitstream.py | ||
| connections.py | ||
| db.py | ||
| fasm_assembler.py | ||
| fasm_disassembler.py | ||
| grid.py | ||
| grid_types.py | ||
| lib.py | ||
| lms_solver.py | ||
| lut_maker.py | ||
| math_models.py | ||
| node_lookup.py | ||
| node_model.py | ||
| overlay.py | ||
| roi.py | ||
| segmaker.py | ||
| segment_map.py | ||
| site_type.py | ||
| state_gen.py | ||
| tile.py | ||
| tile_segbits.py | ||
| tile_segbits_alias.py | ||
| timing.py | ||
| util.py | ||
| verilog.py | ||
| xjson.py | ||